​ASIC SOLUTIONS

METAL CONFIGURABLE STANDARD CELL (MCSC)

Logo Baysand

Overview

Headquartered in Silicon Valley, BaySand is a privately held semiconductor solutions company that develops almost exclusively metal-based configurable ASIC technologies based on innovative and patented Metal Configurable Standard Cell (MCSC) technology.

Baysand ASIC

Source: BaySand

With MCSC technology, BaySand achieves equal or better chip area, power and performance levels compared to today's standard cell technology for ASIC, ASSP, and SOC designs while reducing development costs (NRE) and improving timing the market launch with a high flexibility in the design.

Using a broad range of MCSC IP cores, custom IC development and standard platforms, BaySand offers the breadth of technology and product options to help design teams quickly launch customized full-service IC solutions. At the same time, it reduces development costs, reduces product development time, and minimizes risk through design flexibility to meet rapidly changing product and market needs.

BaySand's innovative technologies used by large companies are available in a wide range of different process technologies from well-known semiconductor manufacturers.

MCSC Technology

MCSC technology is a patented and innovative metal-based configuration technology for ASIC or SoC with low NRE cost and fast cycle times. At least the same chip area, the same power consumption and the same performance as in a conventional standard cell technology are achieved.

MCSC Platform Solution

Based on the patented MCSC technologies and proven development methodology, BaySand offers pre-configured ASIC platforms. These platforms are available for pure ASIC products and for the FPGA2ASIC conversion solution:

  • mcASIC
  • mcFPGA

Product Solutions

Multi Project Wafer Program – ASIC UltraShuttle

The production of packaged and tested ASIC engineering samples in 8 weeks from RTL tapeout

BaySand's proven ASIC design process with its development methodology does not require specialized EDA tools, know-how or other licenses. The ASIC UltraShuttle Multi Project Wafer (MPW) program delivers high quality, verified and fully tested ASICs. The methodology is based on BaySand's fully characterized standard cell library combined with reliable IP cores and a BaySand RTL signoff design methodology that includes Design-for-Testability (DFT), Automatic Test Pattern Generation (ATPG), Full Scan, JTAG, BIST and physical implementation. The ASIC UltraShuttle MPW can also be used to convert FPGA2ASIC, minimizing risk, reducing costs, and reducing time-to-market parameters.

ARM® DesignStart™ with BaySand’s MCSC

BaySand makes access to ARM® CPU-based custom ASICs even easier with the ARM® DesignStart ™ program

BaySand offers SoC design services using the ARM® Cortex® M0 and Cortex® M3 processors available through the ARM® DesignStart ™ program at no pre-licensing fee.

Businesses are increasingly using custom SoCs to create smaller, lower-cost, lower-power and differentiated products. By providing design services around the ARM® processors in the DesignStart ™ program, BaySand further lowers the entry threshold and enables companies to take advantage of custom SoCs with industry-standard processors - regardless of whether they have their own chip engineering expertise.

ARM® Cortex®-M0 and -Cortex®-M3 are the world's leading processors in more than 20 billion chips. They are the most proven and reliable processors for custom SoC projects.

The BaySand Design Center offers experienced, multidisciplinary engineering teams with expertise in wireless, video and IoT hardware and related algorithms. BaySand also provides complete ASIC development services, IP and ASIC solutions, and helps customers access custom SoCs based on ARM® CPUs.

We are happy to process your ASIC or FPGA2ASIC request

more Information

Privacy Policy*
I have read the TRIAS mikroelektronik GmbH privacy policy and I agree that my details and data are collected and stored electronically in order to answer my request.

Fields marked with * are mandatory.