


HDL Simulation ModelSim

Simulation and Verification

D A T A S H E E T



ModelSim offers the most verification capabilities in its class.

Sophisticated FPGA Verification

ModelSim® packs an unprecedented level of verification capabilities into a cost-effective HDL simulation solution. In addition to supporting standard HDLs, ModelSim increases design quality and debug productivity.

ModelSim's award-winning Single Kernel Simulator (SKS) technology enables transparent mixing of VHDL and Verilog in one design. Its architecture allows platform-independent compile with the outstanding performance of native compiled code. The graphical user interface is powerful, consistent, and intuitive. All windows update automatically following activity in any other window. For example, selecting a design region in the structure window automatically updates the source, signals, process, and variables windows. You can edit, recompile, and re-simulate without leaving the ModelSim environment. All user interface operations can be scripted, and simulations can run in batch or interactive modes.

ModelSim simulates behavioral, RTL, and gate-level code, including VHDL VITAL and Verilog gate libraries, with timing provided by the Standard Delay Format (SDF).

FEATURES AND BENEFITS:

- Native compiled, Single Kernel Simulator technology
- VHDL, Verilog, and SystemVerilog design constructs
- Intelligent, easy-to-use GUI with Tcl interface
- Integrated project management, source code templates, and wizards
- Wave viewing and comparison; objects, watch, and memory windows increase debug productivity
- Code coverage
- Standard support for Xilinx® SecureIP
- SystemC option available
- SVA and PSL assertions

A More Intelligent GUI

An intelligently engineered GUI makes efficient use of desktop real estate. ModelSim offers a highly intuitive arrangement of interactive graphical elements (windows, toolbars, menus, etc.), making it easy to view and access its many powerful capabilities. The result is a feature-rich GUI that is easy to use and quickly mastered. ModelSim redefined openness in simulation by incorporating the Tcl user interface into its HDL simulator. Tcl is a simple but powerful scripting language for controlling and extending applications.

The ModelSim GUI delivers highly productive design debug and analysis capabilities as well as project and file management.

Memory Window

The memory window allows intuitive and flexible viewing and debugging of design memories. VHDL and Verilog memories are auto-extracted from the source and viewed in the GUI, allowing powerful search, fill, edit, load, and save functionality. The memory window supports pre-loading memories from a file or by using constant, random, and computed values, saving the time-consuming step of initializing sections of testbenches just to load memories. All functions are available via the command line, allowing their use in scripting.

Waveform and Results Viewing

ModelSim provides a high-performance, full-featured wave window. The wave window provides cursors for marking interesting points in time and measuring the time distance between cursors. Wave window contents can be formatted flexibly through powerful virtual signal definitions and groupings.

Waveform comparisons are easily performed between two simulation results. Timing differences between RTL and gate-level simulation results are easily handled through user-specified, time-filtering capabilities.


ModelSim provides a unique WLF management utility (aka WLFMAN) that allows the manipulation of WLF result files. This enables you to specify the amount of information to record to a WLF file and allows you to subset an existing WLF file based on signals or time. The WLFMAN utility delivers efficient management of disk space and post-simulation debug efficiency.

Source Window Templates and Wizards

With VHDL and Verilog templates and wizards, you can quickly develop HDL code without having to remember the exact language syntax. All the language constructs are available with a click of a mouse. Easy-to-use wizards step you through creation of more complex HDL blocks. The wizards show how to create parameterizable logic blocks, testbench stimuli, and design objects. The source window templates and wizards benefit both novice and advanced HDL developers with time-saving shortcuts.

Project Manager

The Project Manager greatly reduces the time it takes to organize files and libraries. As you compile and simulate, the Project Manager stores the unique settings of each individual project, allowing you to restart the simulator right where you left off. Simulation properties allow you to easily re-simulate with pre-configured parameters.



Code Coverage

Design verification completeness can be measured through code coverage. ModelSim supports statement, expression, condition, toggle, and FSM coverage. Code coverage metrics are automatically derived from the HDL source. As many design blocks are created to be configurable and reusable and not all metrics are valuable, code coverage metrics can be flexibly managed with source code pragmas and exclusions specified in the code coverage browser.

Assertion Based Verification

ModelSim delivers a comprehensive, standards-based Assertion Based Verification (ABV) solution, offering the choice of SystemVerilog Assertions (SVA), Property Specification Language (PSL), or both.

A Powerful, Cost-Effective Simulation Solution

ModelSim delivers a powerful simulation solution ideally suited for the verification of small and

medium sized FPGA designs; especially designs with complex, mission critical functionality.

Platform Support

ModelSim is supported on 32/64-bit Windows 10, Linux RHEL6 and RHEL7, and Linux SLES 11 and SLES 12 based platforms. When running on a 64-bit system, ModelSim runs in 32-bit mode.

The screenshot displays the ModelSim PE 10.7 interface. The top toolbar includes File, Edit, View, Compile, Simulate, Add, Source, Tools, Layout, Bookmarks, Window, and Help. Below the toolbar is a menu bar and a toolbar with icons for simulation control. The main window is divided into several panes:

- Left Pane:** A tree view showing the design hierarchy. Under 'Instance', various blocks are listed with their coverage metrics. For example, 'test_fm' has 61.8% coverage, 'rd' has 100.0%, and 'sp_d' has 90.2%.
- Right Pane:** A Verilog code snippet showing state machine logic. It includes comments like '// sequential logic' and '// next state logic'. The code defines states like 'IDLE', 'WT_BLK_1' through 'WT_BLK_5', and 'RD_WD_1' through 'RD_WD_2'. It uses 'case' statements to define transitions between states.
- Bottom Pane:** A 'Coverage Details' window showing the file 'test_fm.v' and the statement 'state = IDLE;'. It indicates that the statement has 0 bits of coverage.
- Bottom-most Pane:** A 'Transcript' window showing simulation output, including 'outout = 00000000' and 'illegal op received'.

Using integrated code coverage, ModelSim tracks how much of the design has been tested.

For the latest product information, call us or visit: www.mentor.com

©2019 Mentor Graphics Corporation, all rights reserved. This document contains information that is proprietary to Mentor Graphics Corporation and may be duplicated in whole or in part by the original recipient for internal business purposes only, provided that this entire notice appears in all copies. In accepting this document, the recipient agrees to make every reasonable effort to prevent unauthorized use of this information. All trademarks mentioned in this document are the trademarks of their respective owners.

Corporate Headquarters
Mentor Graphics Corporation
8005 SW Boeckman Road
Wilsonville, OR 97070-7777
Phone: 503.685.7000
Fax: 503.685.1204

Sales and Product Information
Phone: 800.547.3000
sales_info@mentor.com

Silicon Valley
Mentor Graphics Corporation
46871 Bayside Parkway
Fremont, CA 94538 USA
Phone: 510.354.7400
Fax: 510.354.7467

North American Support Center
Phone: 800.547.4303

Europe
Mentor Graphics
Deutschland GmbH
Arnulfstrasse 201
80634 Munich
Germany
Phone: +49.89.57096.0
Fax: +49.89.57096.400

Pacific Rim
Mentor Graphics (Taiwan)
11F, No. 120, Section 2,
Gongdao 5th Road
HsinChu City 300,
Taiwan, ROC
Phone: 886.3.513.1000
Fax: 886.3.573.4734

Japan
Mentor Graphics Japan Co., Ltd.
Gotenyama Trust Tower
7-35, Kita-Shinagawa 4-chome
Shinagawa-Ku, Tokyo 140-0001
Japan
Phone: +81.3.5488.3033
Fax: +81.3.5488.3004

Mentor
A Siemens Business