

... For complex processes, the DDR memory is used to temporary store data, to perform in time mathematics and to share data among various locations. High frequency clocks, data and other DDR signals are using hundreds MHz to several GHz in speed. As the frequency values increase, the high-speed issues (timing, integrity, noise) become disturbing factors for the equipment behavior. That is why signal integrity characterization is mandatory. It can be done on prototypes that are completely assembled but it would take a long time to validate the correct functionality, a cost on the prototypes and maybe the lack of experience on testing ...

... The simulation environment **HyperLynx** developed by the company **Mentor Graphics** has implemented simulation capabilities that addresses any type of signal integrity issues. In terms of the DDRAMs, a wizard assists the user through the setup and simulation process. This is an option available at the BoardSim (pre-layout) level. The wizard includes enough know how to provide support even to the newbies in DDR technology. This kind of assistants are very useful for the designing process entitling the use with power in simulations that the pen and the paper cannot cover. It might be used on the training process as well, since the wizard's steps explain on a broad manner the interface options and even the application manual is large enough on directions ...

... The variable among simulations was the model for the ODT enabled, for the data nets (as shown in the figure 10). In the figure 11 the red color points out the values out of range, in the current case the overshoot and undershoot above the 400mV.

TABLE I. SIMULATION	RESULTS FOR VARIOUS ODT MODELS
---------------------	--------------------------------

DM_ODT enabled_models	pass		undershoot margin (mv)
DM_INPUT_1066	NO	-58.3	-135
DM_INPUT_1600	NO	-58.3	-135
DM_INPUT_1866	NO	-58.3	-135
DM_0DT20_1066	YES	400	400
DM_0DT20_1600	YES	400	400
DM_0DT20_1866	YES	400	400
DM_0DT30_1066	YES	400	400
DM_0DT30_1600	YES	400	400
DM_0DT30_1866	YES	400	400
DM_0DT40_1066	YES	400	400
DM_0DT40_1600	YES	400	400
DM_0DT40_1866	YES	400	400
DM_0DT60_1066	YES	400	400
DM_0DT60_1600	YES	400	400
DM_0DT60_1866	YES	400	400
DM_0DT120_1066	YES	245.8	196.1
DM_0DT120_1600	YES	245.8	196.1
DM_0DT120_1866	YES	245.8	196.1

... results of using for the ODT the model DM_INPUT_1066, are depicted.

Connerd For Option	d and pixted	Standard GeneDiagram	Stat Simulation
3030.0	Verticial: 500 mW///iv=affset: 0.0mV Hurizenilai: 2 ms/die=delay: 0.000mset	Steaks Global PerMet/Fin	Anto V Streaktor Streng Co San Time Recolution
		Cdge Orcelator Constance Co	Auto O 10 pr SPICE Options
1500.0 £ 1000.0		SlowWeak @ Typical	⊖Fet5kreg
500.0 -500.0 -1000.0 -1500.0 0.00		Volage Obsert Zinn B E O Descholar for All C Proc v	leaf Wavelor, UT (V) (V) (V) (V) (V) (V) (V) (V) (V) (V)
Resources Errite Office Color Decident 1		Varial Protect 00(()wv Sole Sole	SeverLoad Copy to Dip Team Peet

Fig. 1. Positive overshoot calculated for the net DDR_DM1




Fig. 2. Sweeping analysis for 18 ODT models

Digital Oscilloscope - Net DDR,DM1			- ° X
Connent for Diploced and pinke	Bandad Oil	Eje Digar	Stat Swegs
1000.0	Sinds Bibld Offelid/Pn	4	do v SLET Lo Sm Int Readision
5600			ihuko () 11 pa siPiCE Options
	Sten Denim por Taskid such Poster mit Poster mit Clant and Volky Strange Clant B Denids Str Excel All Char		E D3(a pit) E7(a pit) A1 (a pit)
Image: State Strategy Str	Vetad Pation COlgar Sold Sold Sold Sold Sold Sold Sold Sold	Internal Day Only INTERNAL INTERNAL INTERNAL INTERNAL INTERNAL	Sector

Fig. 3. The waveform at the pin U1.D3 (the ODT model $\rm DM_INPUT1066\ used)$

annert for Claboart and minted	Operation		1
constraints for colorand market set.		C Ere Disoran	Stat Sweeps
	Similar		Simulator
Vertical: 200 mV/div_dttset; 0.0mV	(Cate)		Auto v
1600.0 Herizontel: 1 esidie delay: 0.000nsee	OPeNet/B		SUPI Co-Sim
	Crement		Time Repolution
1400.0	Edge	Roing edge	€ Auto O 10
1200.0	O Dociliator	○ Faling edge	SPICE Options.
1200.0			
1000.0			
V (U1.D3 (at pin)) Sweep	Show		
E 800.0	Dveniew p		
UI DM mode = DM_COT30_1066	(v) +1880000 (s		
a 600.0	Loaded rec		ihe pin 🗤
	 Previous H Latent rem 		6
400.D	Victory		st Waveforms
200.0	(Votage	- 00	U1
2000	O Durrent	9.4	
0.00	Zoom		
	Ð	B - 00	
200.0			
		chuet dit p	
0.00 2.000 4.000 6.000 8.000 Time (ns)	Thresholds for		
· · · · · · · · · · · · · · · · · · ·	ALIC Pina	~	
lanon	Verigal	Horizontal	SeverA ord
Track Waveform	Position	Delay	Copy to Dip
	A A	100	copy to cap
faan aavariin	- 2 - 6	5.00	Exore
Entre Region Wawform Latent V [U1.D3 lat pinil Sweep U1 v	00 (\$	W 0.000 🗘	10 Print.
Exise O Hellow Annuality Their A for the built aveeb of A	Scale	Scale	
	100		
· · · · · · · · · · · · · · · · · · ·	- LOZ	()	Close
	200 0 4/4	fr 1 Dinit	
	Terre Alantia	. A 10.0	Heb

Fig. 4. The waveform at the pin U1.D3 for the ODT model DM_ODT30_1066 used (correct result) © 2018 Cătălin J. Jov. TRIAS microelectronics SRL



HyperLynx DRC, as unique tool on the marked, has several advantages such as the functional physical verifications that might be run on the printed circuit boards projects, the intellectual property that includes by the verification rules that can be defined and used for any other printed circuit board project and even more, no prior simulation knowledge in analysis and simulation is necessary. That is why this solution is addressable by any person with minimal technical background in printed circuit boards. The hardcoded simulation rules help the user to easily figure out the trouble on the board that can cause signal integrity, power integrity and electromagnetic interference and compliance issues.